An Offset Prefix Adder for Conversion and Addition
نویسندگان
چکیده
In this paper, we propose an adder which adds two 2’s complement numbers and results a sign-magnitude number. In this way, the conversion from two’s complement number to sign-magnitude number will be merged with addition.
منابع مشابه
An Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology
In many building blocks of microprocessors and digital signal processing chips, adders are frequently available in their critical paths. Adders can also be used for subtraction, multiplication and division. One of the important basic arithmetic operations is addition. There are several structures like Ripple Carry Adder (RCA), Carry Look Ahead Adder (CLA) to perform the addition. Parallel prefi...
متن کاملDesign and Implementation of Rns Reverse Converter Using Parallel Prefix Adders
In this paper, the implementation of residue number system reverse converters based on hybrid parallel prefix adders is analyzed. The parallel prefix adder provides high speed and reduced delay arithmetic operations but it is not widely used since it suffers from high power consumption. Hence, a hybrid parallel prefix adder component is presented to perform fast modulo addition in Residue Numbe...
متن کاملHigh Speed RNS-To-Binary Converter Design Using Parallel Prefix Adders
In this paper, the implementation of residue number system reverse converters based on hybrid parallelprefix adders is analyzed. The parallel prefix adder provides high speed and reduced delay arithmetic operations but it is not widely used since it suffers from high power consumption. Hence, a hybrid parallel prefix adder component is presented to perform fast modulo addition in Residue Number...
متن کاملHybrid Prefix Adder Architecture for Minimizing the Power Delay Product
Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and highperformance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circu...
متن کاملA Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing
Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circ...
متن کامل